

Foundry WLSI Technology for Power Management System Integration

**Chuei-Tang Wang, Chih-Lin Chen, Jeng-Shien Hsieh,
Victor C.Y. Chang, Douglas Yu**

R&D, TSMC

Oct. 2016

Outline


- **Motivation**
 - PMIC system integration trends
 - Foundry WLSI technology Portfolio
- **High Performance Computing System (HPC) on CoWoS**
 - VR on CoWoS
 - Impact of Si interposer
- **Mobile AP and PMIC System (MAPS) on InFO**
 - Power Delivery Network
 - PVR on InFO
- **Summary & Outlook**

Motivation: High Efficiency Power Management System

● PMIC System Trend:


- System on PCB → System on SoC/Package
- Shared Voltage → Per-core Voltage Control
- V_{dd} Scaling → Low PDN Impedance Needed
- Long Battery Life → High Efficiency Voltage Regulator

■ System on PCB → System on SoC/Package





Motivation: High Efficiency Power Management System


- Shared voltage → Per-core voltage control



- V_{dd} Scaling → 0.74V → Low PDN Impedance
- Long Battery Life → High Efficiency VR → Low Ohmic Loss



System Integration from PCB to Package




● Benefits from System on Package

- PDN path: Long \rightarrow Short
- Discrete component number: Dozen \rightarrow Several
- Switching frequency: 10 MHz \rightarrow 100 MHz
 - L: $\mu\text{H} \rightarrow \text{nH}$
 - C: $\mu\text{F} \rightarrow \text{nF}$
- Form factor: Large \rightarrow Small

TSMC WLSI Technology Platforms


from low cost to high performance




* WLSI: Wafer Level System Integration

SoC and VR(M) System Design on CoWoS


- **System 1: VRM on board, SoC on substrate (FCBGA)**




- **System 2: VRM on board, SoC on Si interposer**



- **System 3: VR and SoC on Si interposer**



SoC and VR(M) System Design on CoWoS



● System 1: VRM on board, SoC on substrate

- PDN path: VRM → PCB → Substrate → SoC
- PDN L/W: PCB/50/5 mm, Substrate/12/4 mm
- PDN metal layer: PCB/2, Substrate/10

● System 2: VRM on board, SoC on Si interposer




- PDN path: VRM → PCB → Substrate → Si Interposer → SoC
- PDN L/W: PCB/50/5 mm, Substrate/12/4 mm, Si interposer/12/4 mm
- PDN metal layer: PCB/2, Substrate/8, Si Interposer /2

● System 3: VR and SoC on Si interposer

- PDN path: VR → Si Interposer and Substrate → SoC
- PDN L/W: Substrate/12/4 mm, Si interposer/12/4 mm
- PDN metal layer: Substrate/8, Si Interposer /2

● FOM: PDN impedance, voltage drop and voltage variation

PDN Impedance Reduction from Si Interposer




Interposer mitigates anti-resonance at high frequencies

Short interconnect reduces PDN impedance: DC and AC




Numbers of De-cap to be decreased

Si Interposer Reduces Voltage Drop and Voltage Variation




DC voltage drop



Voltage variation
(@ 2GHz switching freq.)




- The voltage drop and voltage variation from VR to SoC \propto PDN Impedance
- The VR and SoC on Si interposer system
 - DC voltage drop: 23% of VRM on board, SoC on substrate system
 - Voltage variation: 80% of VRM on board, SoC on substrate system

Capacitance of Si Interposer Suppresses PDN Z Anti-Resonances




- High conductivity Si interposer suppresses the anti-resonances
- High Si conductivity → High TSV Liner capacitance → More suppression of PDN Z anti-resonance


Cross section of TSV and equivalent circuits




SoC and VR(M) System Design on InFO for Mobile Products



System 1: FC and PMIC



System 2: InFO and PMIC



InFO and FC PKG

System 3: InFO with PVR

- **System 1: FC and PMIC**

- PDN path: VRM → PCB → Substrate → SoC
- PDN routing: in millimeter scale

- **System 2: InFO and PMIC**


- PDN path: VRM → PCB → InFO → SoC
- PDN routing: in millimeter scale

- **System 3: InFO with partitioned VR (PVR)**

- PDN path: VR → InFO → SoC
- PDN routing: in micrometer scale

- **FOM: PDN impedance, voltage drop, voltage variation, power response**

Power Integrity – PDN Impedance Calculation




- PI: A measure for power supply stability; related to impedance of power distribution network (PDN)

- PDN impedance is






$$Z_{PDN} = R + j\omega L + \left(\frac{1}{j\omega C} \parallel Z_{VR} \right)$$

where Z_{VR} is the impedance of voltage regulator.




- Low R & L in PDN \rightarrow Low Z_{PDN} \rightarrow Better PI performance

Low PDN Impedance in InFO Package




- PDN impedance: InFO_PoP is 16% of the FC_PoP.
- InFO_PoP: Substrate & C4 Bump eliminated and thin RDL
- Low PDN impedance → High power stability

The PDN Impedance for the InFO + PVRs system



PDN impedance




Resistance and Inductance


InFO with PVRs system

- PDN impedance: 9% of FC & PMIC system
- Resistance: 17% of FC & PMIC system
- Inductance: 9% of FC & PMIC system

The Voltage Drop and Variation for the InFO + PVRs System





DC voltage drop



Voltage variation (ΔV)

- **The voltage drop and voltage variation from VR to AP \propto PDN Impedance**
- **The InFO with PVRs system**
 - DC voltage drop: 17% of FC & PMIC system
 - Voltage variation: 25% of FC & PMIC system

Power Response for InFO + PVRs System



- **Transient time:** Time period for power on from 0 to 1 stable state
- **The InFO with PVRs system**
 - Transient time: 11% of FC & PMIC system

Summary of the PI Results

System specifications	PDN Z @10MHz	PDN Z @200MHz	Voltage drop	Voltage variation
System 1: VRM on board, SoC on substrate (FCBGA)	1x	1x	1x	1x
System 2: VRM on board, SoC on Si interposer	1.01x	0.45x	1.03x	0.93x
System 3: VR and SoC on Si interposer	0.14x	0.27x	0.23x	0.8x

System specifications	Resistance	Inductance	Voltage variation	Transient time
InFO with PVRs	0.17x	0.09x	0.25x	0.11x
InFO & PMIC	0.91x	0.63x	0.67x	1x
FC & PMIC	1x	1x	1x	1x

Summary and Outlooks

- **Foundry WLSI technology, CoWoS and InFO, provides leading edge solutions for power management system integration.**
- **The technologies provide excellent PDN performance for low power consumption, low voltage drop and low voltage variation for system design.**
- **V_{dd} scaling of SoC leads to power system design challenges
→ TSMC WLSI technology provides the design solution.**

Thanks for your attention!